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ABSTRACT
This thesis presents the logic design of a digital 
control computer presently being constructed at the 
University of Windsor.
The computer incorporates a pluggable program 
board, a magnetostrictive delay line memory, several working 
registers, and an arithmetic unit capable of addition, subt­
raction, multiplication, and division. The computer has the 
ability to modify data locations and to execute program jumps. 
Input facilities accept data from a keyboard and also from an 
external rotating shaft position digitizer. Output facilities 
are a set of lamps which indicate the contents of an accumu­
lator register and also an output order which can be used to 
control an external system.
This thesis includes a complete set of logic 
diagrams of the computer, which utilizes NAND logic.
iii
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I . INTRODUCTION
The Electrical Engineering Department at the 
University of Windsor began, in June 1963, the study of a 
digital control system'*"’which requires an on-line digital 
computer. The exact nature of the problems and programs to 
be solved by the digital computer were not yet known. It was 
assumed that, as the research on the control system proceeded 
new techniques of controlling would be found. It was decided 
therefore, to develop a DIGITAL CONTROL COMPUTER and to 
incorporate into this computer the desired flexibility. This 
flexibility would include an extensive list of computer 
instructions, a suitable means of data storage,,and special 
input and output facilities. This thesis presents the logic 
design of the digital control computer.
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II. SYSTEM DESIGN
A concept of the design of the computing system
is given.
2.1 The Number Format
The computer works in the binary number system using 
the two digits, ZERO and ONE. These two digits are represent­
ed in the machine by two voltage levels, 0 volts and -6 volts, 
respectively. The machine data word length is 12 bits long. 
The signed-2's complement representation is used for negatives 
numbers. The sign of the binary number is denoted by the most 
significant digit called the sign bit. The 0 and 1 of the 
sign bit are chosen to represent, respectively, the positive 
and negative signs. These are taken to mean 0 and -1. The 
other digits are called the number digits and they have 
weights of 2"\ 2"^, 2"^,.. .2"^. Thus, for example
0.01100000000 - 3/8  
1.10100000000 - -3 /8  
Notice that a decimal place is used to separate the sign bit 
from the number bits. This decimal place does not, however, 
appear in the machine. The last number may be thought of as 
-1 +5/8 - -3/8.
This number system limits the number range to 
fractions. Furthermore, since one of the external input 
devices is limited to 10 digits (excluding sign digit), the
following range of numbers is adopted:
2
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3
0.00000000000 to 0.01111111111 (I.e. 0 < x < 1/2)
and
1.10000000000 to 1.11111111111 (i.e. -1 /2 < x < 0) .
This system will give an accuracy of one part in 102*+. In 
practice, all numbers will be reduced to fractions by a 
suitable scaling factor.
2.2 The Instruction Format
Instructions to be executed by the computer are 
divided into four parts. The first part specifies the par­
ticular order being called for, the second part gives the 
location number of the stored data, the third part specifies 
any required register, and the fourth part states whether 
modification of the data location number takes place.
A complete description of how instructions are 
entered into the computer is given in section 2 .11 below.
2.3 Computer Organization
A block diagram of the entire computer is presented 
in fig. 1. This diagram shows the organization of the 
computer. It presents the various registers and counters 
and indicates the general flow of information.
A time diagram for the computer is presented in fig.2. 
This diagram shows the sequence of operations for each type of 
instruction.
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2.4- Delay Line Store
10
The computer uses a recirculating, magnetostrictive 
delay line as the main data memory, STORE S. Magnetostrictive 
delay lines are passive electromechanical devices capable of 
delaying electrical signals. They reduce the velocity of an 
electrical wave by converting it to a sound wave and then 
reconverting it to an electrical signal. The delay line pack 
includes gating logic for entering infoiroation into the memory 
and a flip-flop to provide both assertion and negation outputs.
STORE S stores 6l data words of 12 bits, each of 
which are separated by 4- spacer bits to make up a computer 
word of 16 bits. The data words appear in serial mode at the 
output of the delay line with the least significant bit coming 
first and are recirculated to form a continuous, sequential 
access memory.
The computer operates at a clock frequency of 200 
kilocycles per second. Bits appear at the output of the delay 
line at the rate of 200 thousand per second, or 5 microseconds 
apart. The delay line has a delay of 4-880 microseconds and 
stores 976 bits of information, i.e. 61 words of 16 bits each.
The words in the STORE S are assigned location 
numbers LO through L60. Program steps involving S specify the 
required location number. The computer can modify the location 
number during execution of the program, if desired.
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2.5 Registers
11
The computer has an accumulator consisting of two,
12 bit, right and left shifting registers called the 
A-REGISTER and the Q-REGISTER. The A-REGISTER is the main 
input/output register for communication with the peripheral 
equipment. It also holds the augend or minuend for addition 
and subtraction operations and the multiplier and dividend for 
multiplication and division operations. The A-REGISTER also 
holds the operand in conditional jump operations. The 
Q-REGISTER is required for multiplication and division.
The computer is provided with four, 12 bit, HOLD 
REGISTERS or H-REGISTERS which serve as an immediate access 
working store. The H-REGISTERS partly overcome the dis­
advantage that the delay line store is not immediate access.
Any one of the four H-REGISTERS can hold the addend, subtrahend, 
multiplicand or divisor for the addition, subtraction, mult­
iplication and division instructions, respectively. Transfer 
instructions move data between the A-REGISTER and the H-REGISTER, 
and between the S-STORE and the H-REGISTERS.
Also provided are two, 6 bit, INDEX REGISTERS or 
I-REGISTERS which are required for modification of S-STORE 
location numbers.
2.6 Arithmetic Unit
The arithmetic unit is capable of addition, subtrac-
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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tion, multiplication, and division. Xti has a serial ADDER/ 
SUBTRACTOR unit. The addition and subtraction time is one 
machine word length (not counting the access time required 
for operations involving the S-STORE). Ifultiplication and 
division are performed by repeated use of the ADDER/8UBTRACT0R. 
Multiplication time is seven machine word lengths (560 micro­
seconds) f Division time is twelve machine word lengths (960 
microseconds)*
The arithmetic unit can shift the number in the 
A-REGISTER one bit to the left or one bit to the right. These 
operations require only one machine word length and are 
equivalent to multiplying or dividing the number in the 
A-REGISTER by 2. This provides a fast way of doubling or 
halving a number.
2,7 Adder/Subtracter Unit
The following symbols are defined.
X ■ augend or minuend
X P addend or subtrhend
z ■ sum or difference
W1 ■ input carry or input borrow
°o ■ output carry
Bo
a output borrow
The truth table for a full adder/subtractor is 
is given in fig. 3.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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X Y Wi z Co Bo
0 0 0 0 0 0
0 0 1 1 0 1
0 1 0 1 0 1
0 1 1 0 1 1
1 0 0 1 0 0
1 0 1 0 1 0
1 1 0 0 1 0
1 1 1 1 1 1
fig. 3. ADDER/SUBTRACTOR TRUTH TABLE
This truth table is implemented by the ADDER/SUBTRAC­
TOR logic.
2.8 Multiplication Unit
The computer performs multiplication by the serial,
repeated addition and subtraction method. An algorithm for
multiplication in the signed-2 ,s complement form, developed by 
2,
A. D. Booth,'depends on the examination of the two least 
significant digits of the multiplier register. This is followed 
by either an addition or subtraction, or neither, of the 
multiplicand to the partial product after which a right shift 
of the partial product and the multiplier takes place. This 
is repeated until multiplication is complete.
This computer uses a multiple digit multiplication
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Ilf
method^which is an extension of the above method and which 
reduces by almost one-half the time required for multipliction.
The operation is as follows. For the first phase, 
the multiplier in the A-REGISTER is shifted into the Q-REGISTER. 
For the following six phases, three digits of the multiplier 
(the two least significant bits of the Q-REGISTER, and the bit 
held in the KEEP FLIP-FLOP) are examined according to the 
algorithm in fig. *f.
Multiplier
Digits
Keep
Digit Algorithm
L1 Lo K
0 0 0 Neither add nor subt. Shift right twice.
0 1 0 Add. Then shift right twice.
1 0 0 Shift right. Subt. Shift right again.
1 1 0 Subtract. Then shift right twice.
0 0 1 Add. Then shift right twice.
0 1 1 Shift right. Add. Shift right again
1 0 1 Subtract. Then shift right twice.
1 1 1 Neither add nor subt. Shift right twice.
fig. if. MULTIPLICATION ALGORITHM
To implement this algorithm, a PHASE COUNTER is used 
to count the phases (each phase is one machine word in length), 
and a SHIFT MEMORY FLIP-FLOP is used to count the shifts.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
2.9 Division Unit
15
The computer performs division by the non-restoring
2.
method.* The divisor is either added to, or subtracted from, 
the partial remainder, depending on the sign of the divisor 
and that of the partial remainder. If these two signs agree, 
a subtraction is performed and the quotient digit is 1. If 
the signs do not agree, an addition is performed and the 
quotient digit is zero. In either case, a new partial product 
is next formed by the proper left shift. This process 
continues until the complete quotient is built up in the Q- 
REGISTER. The final answer is obtained by left shifting the 
Q-REGISTER intb the A-REGISTER during phase 12.
2.10 Control Unit
The control unit directs the internal operation of 
the computer causing operations to occur in proper sequence 
and at the right time. A master CLOCK, operating at a 
frequency of 200 kilocycles per second, supplies a continuous 
train of 2 microsecond pulses, T. A four stage BIT COUNTER 
counts the pulses, T, in order to provide a binary count of 
zero to fifteen. A TIMING UNIT provides separate timing 
signals T0 through T-^. It also provides two pulse trains 
called (T-l-T-j^ ), and (Tx - T6). This is clarified by fig. 5« 
These timing signals correspond to the consecutive bits of the 
16 bit machine word and supply the basic timing for the Computer.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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0 1 2 3 5 6 7 b 9 10 11 12 13 i«t 15 0 1
T0
T1
T15
(Tl"T12)
(T!-T6)
1 1 1 1 1 1 • 1 1 1 1 1 1 1 I I I 1
1 |
1 1
1
1 1 1 1 t 1 t 1 t 1 1 I 1
» __1__1_ __L.
fig. 5- TIMING SIGNALS
The control unit has a six bit INSTRUCTION COUNTER. 
This counter is initially set to zero by the ZERO COUNTER 
button. Then the START button is pressed, the counter is 
increased by 1. This begins the program whose first step 
number is one. The INSTRUCTION COUNTER counts the program 
steps as they are performed and increases consecutively to 
each new program step when the previous step is completed. The 
INSTRUCTION COUNTER begins counting at 1 and counts up to 63, 
after which it returns to zero and repeats counting. This 
gives a total of 6*f consecutive program steps (including step 
zero). A HALT order will stop the counter.
In conjunction with the INSTRUCTION COUNTER is an 
INSTRUCTION NUMBER DECODER. There are Gk output lines from 
the decoder, labelled DO through D63« These output lines 
correspond to the particular program step being executed. For 
example, if program step 5 is being executed, the INSTRUCTION 
COUNTER contains 000101 (5 in binary notation), and line D5
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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is energized. The output lines DO through D63 are connected 
to the PROGRAM BOARD described later.
The control unit also has a CONTROL REGISTER or 
N-REGISTER. The CONTROL REGISTER has several purposes. It 
is used during the execution of orders involving the S-STORE. 
For these orders, the data location number, LO through L60, 
is placed in binary form into the N-REGISTER. This binary 
number comes from the LOCATION ENCODER which in turn has 
received the location number from the PROGRAM BOARD. The 
WORD COUNTER is a six bit binary counter. The number in the 
WORD COUNTER corresponds tfc> the location number of the data 
word which will appear next (not the present word) at the 
output of the delay line S-STORE. By comparing the binary 
number in the CONTROL REGISTER and in the WORD COUNTER, a 
COMPARE UNIT determines when the required S-STORE location 
becomes available for use. The COMPARE UNIT will at this 
time gate the S-order.
A further use of the CONTROL REGISTER is in JUMP/ 
TEST orders. For these orders the CONTROL REGISTER contains 
the number of the next program step to be executed if a 
program jump is to be performed. As before, this number 
comes from the LOCATION ENCODER which receives the program 
step number from the PROGRAM BOARD. If the jump is to be 
performed, the number in the CONTROL REGISTER is transferred 
to the INSTRUCTION COUNTER so that the INSTRUCTION COUNTER 
now holds the next program step number. If the jump is not 
to be performed, the INSTRUCTION COUNTER is increased by 1
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
so that the computer performs the next consecutive program 
step.
A final use of the CONTROL REGISTER is to hold the 
number N, in conjunction with I-REGISTER orders and for 
modification of data location numbers. Here N is considered 
to be a six bit binary integer which is entered into the 
CONTROL REGISTER from the PROGRAM BOARD after encoding. N 
can be right-shifted out of the CONTROL REGISTER as required.
2.11 Program Board
The program to be executed by the computer enters 
the machine on a PROGRAM BOARD. The PROGRAM BOARD is a panel 
containing 32 rows by hO columns of holes or "hubs11. When 
the PROGRAM BOARD is inserted into the machine it provides 
the operator access to internal circuitry. By inserting 
wires into the panel holes according to a definite pattern, 
the operator may design any desired program.
The program board is shown in fig. 7. It is 
divided into four sections, namely: ORDERS, PROGRAM STEPS,
REGISTERS, and DATA LOCATIONS. The section called PROGRAM 
STEPS contains 6b groups of four hubs each. These in turn 
are labelled 0, R, L, M for Order, Register, Location and 
Modifier, respectively. Each group of four hubs is numbered 
and is connected through four diodes to the corresponding 
output of the INSTRUCTION NUMBER DECODER. The INSTRUCTION
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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NUMBER DECODER outputs are energized (0 volts) in sequence 
starting at number DO and proceeding to number D63 so that 
each group of hubs will also be energized in like sequence. 
The energized hubs are at 0 volts, whereas, all others remain 
at -6 volts.
The hubs in the section called ORDERS are connected 
as bus bars of eight hubs each. These bus bars are labelled 
H-»A, A-»H, A-*H & Cl., etc. corresponding to the names 
of all the available orders. The hubs in the section called 
REGISTERS are connected as bus bars of 32 hubs each and are 
labelled HI, H2, H3, H4, II, 12, Ml, and M2. Finally, the 
hubs in the section called DATA LOCATIONS are connected as 
bus bars of eight hubs each. Each bus bar In this section 
is assigned one location number from LO through L60. All 
bus bars are connected to internal circuitry.
To set a PROGRAM STEP, the operator connects the 
corresponding hub 0 to the particular bus bar in the section 
called ORDERS which calls for the required order. If the 
order involves an H-REGISTER or I-REGISTER, the hub R is 
connected to the particular HI, H2, H3, H4, II, or 12 
required. If the order involves the data S-STORE, and hence 
requires a data location, then L is connected to the appro­
priate hub LO through L60. If the order Involves the N- 
REGISTER, the section called DATA LOCATIONS is now used to 
assign a value to N. For example, if N is to have the binary 
value 001110 (which is equivalent 14), the hub L is connected 
to L14. Finally, if the order involves a data S-STORE
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
20
location number which is to be modified, the hub M is 
connected to Ml or M2, depending upon whether the modifier 
register is II, or 12, respectively.
In the section called PROGRAM STEPS, the diodes 
are used for isolation of each step. For example, consider 
the two program steps shown in fig. 6. It is clear that if 
the diodes were replaced by short circuits, then D5, and 
hence A+H, would be taken to 0 volts. The diodes prevent 
this.
HI
Energized 
(0 volts)
A T H
Not energized 
(-6 volts)
-6 volts
fig. 6. DIODE ISOLATION
This section has shown how to program the orders 
onto the p r o g r a m b o a r d . In all, there are 26 different orders, 
which are given in the Appendix.
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2.12 Modification and Program Looping
23
Often a program will require a program loop, that 
is, a set of sequential program steps are to be repeated a 
number of times before the program proceeds to the next 
instruction. Also, the data location of some, or all, of 
the S-orders in the loop are to be incremented by an integral 
value, N, each time around the loop. This process of modify­
ing the data location is called MODIFICATION.
Modification and program looping can best be shown 
by the sample program given in fig. 8.
Program
Steps Instructions Comments
1
— > Preceeding orders
10
*
11 N-»I (N » 10)
12 S->A (M) 1 Typical S-order (Modified)
13
22 4
► Other orders
' Loop
23 I - N —« (N = 1)
2*f TEST MOD. (N = 12)
25
— Follovrlng orders
63 >
fig. 8. SAMPLE OF MODIFICATION AND LOOPING
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Suppose that, in this program, the loop is to be 
repeated 10 times, with the initial location to be 30 an(* 
the final location to be 39* Program step 11, i.e. N-»I, 
is used to preset the I-REGISTER to 10. The steps 12 to 2k 
constitute the program loop. It is assumed that step 12 
requires modification. Step 12 is programed on the PROGRAM 
BOARD with L connected to L^O (not L30). This is explained 
as follows.
Subtract when
Mod. Op. is ONE.
N-REGISTER
I-REGISTER
ADDER/
SUBTRACTOR
fig. 9. MODIFICATION PROCESS
Modified instructions are executed in two stages. 
The location is modified during the first stage and the 
instruction is carried out during the second stage. During 
the first stage the signal MODIFICATION OPERATION (Mod. Op.) 
is generated. This signal causes the differencej N-I, to be 
placed into the N-REGISTER as shown in fig. 9« During the 
second stage, the effective value of the data location
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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is now N-I. In the sample problem, the effective location 
for the first time around the loop is *+0 - 10 = 30*
Refering still to the sample problem, program 
steps 23 and 2b cause the program to loop. Step 23, i.e. 
I-N->I, changes the number in the I-REGISTER. In the 
sample problem, N equals 1, so that at the completion of the 
first loop the number in the I-REGISTER is 10 - 1 * 9. The 
I — N—>1 order also controls the TEST FLIP-FLOP. If I — N is 
zero, the TEST FLIP-FLOP is set to ONE, otherwise to ZERO. 
Step 2*f is the TEST MODIFIER order. It depends on the 
previous setting of the TEST FLIP-FLOP. If the TEST FLIP- 
FLOP is ZERO, this order causes the computer to Jump to the 
given program step (back to step 12 in the sample program), 
and hence to loop. If the TEST FLIP-FLOP is ONE, this order 
causes the computer to go to the next consecutive program 
step (step 25 in the sample program), and hence leave the 
loop.
2.13 Input/Output
The computer has two means of data input. The 
first is a KEYBOARD with one CLEAR ACCUMULATOR button and 
12 INPUT buttons for entering ONE'S into the twelve bit 
positions of the A-REGISTER. To enter data into the S-STORE 
from the KEYBOARD, the subroutine shown in fig. 10. may be
UNIVERSITY OF WIITOOR LIBRARY
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Program
Steps Instructions Comments
0 Press ZERO COUNTER and START.
1 N-»I N a Number of data words
2 HALT Enter data into A-REGISTER 
through KEYBOARD. Press START.
3 A->S
b I - N->I N = increment in data location 
(usually 1).
5 TEST HOD. This causes a loop back to 
step 2.
6
7
HALT If desired tt> go directly on 
with program, this HALT is 
omitted.
— Main program.
63
fig. 10 INPUT SUBROUTINE
The second means of input is a SHAFT POSITION 
DIGITIZER. This unit continually monitors the position of a 
rotating shaft in the external system and converts the shaft 
position into a 10 bit binary number which is stored in a 10 
bit register called the D-REGISTER. This register is actually 
a part of the DIGITIZER. The INPUT order transfers the data 
in the D-REGISTER to the 10 least significant bits of the 
A-REGISTER.
The computer has two means of output. The first is 
a set of 12 lamps connected to the outputs of the twelve 
stages of the A-REGISTER to Indicate the contents of the
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A-REGISTER. Usually a HALT order is used to make the A- 
REGISTER static. The second means of output is the OUTPUT 
order. The OUTPUT order sets one of two OUTPUT FLIP-FLOPS 
to ONE. These flip-flops can be used to gate control 
signals in any external on-line system.
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III. IMPLEMENTATION
A discussion of how the computer logic is imple­
mented by the use of NAND logic follows.
3.1 The Logic Elements
The physical circuitry which implements the logic 
for the computer has been purchased commercially from 
Computer Control Company, Inc. The circuitry is in the form 
of digital logic modules. Each module contains a number of 
basic logic elements.
The fundamental logic element used is the NAND 
(NOT-AND) gate. The NAND function is as follows:
Y * X1*X2>X.yXr
where Y is the output, Xj,X2?X^,.,Xn are the inputs, the 
dot (•) is the function AND, and the bar over the terms means 
negation. The truth table for the NAND function is given in 
fig. 11.
1
1
0
0
1
0
1
0
0
1 
1 
1
fig. 11. NAND TRUTH TABLE
The NAND gate is a universal element; it can be 
used to synthesize AND-OR-NOT logic which would otherwise
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require three logic elements. A method of converting the 
familiar AND-OR logic to WAND logic is required.
A device which performs the NOT function must 
produce as an output the negation, or opposite value of its 
input. Thus, a ONE (-6 volts) input signal is changed to a 
ZERO (0 volts) output signal; and a ZERO input signal is 
changed to a ONE output signal. A single NAND circuit 
performs this function. A logic element used this way is 
referred to as an INVERTER.
X
1
fig. 12. NOT FUNCTION
A device which performs the OR function must have 
a ONE output when any of its inputs is ONE; and ZERO output 
when all of its inputs are ZERO. To accomplish the OR 
function with NAND circuits, each signal is first Inverted 
and then applied to the NAND circuit. Thus, a NAND circuit 
performs the OR function if its inputs are the negation of 
the signals that are to be ORed together. This follows from 
De Morgan’s theorem
x1 + x2 = xl*x£
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
30
where + is the function OR
D-
fig. 13. OR FUNCTION
A device which performs the AND FUNCTION must have
a ONE output when all of its inputs are ONE, and a ZERO output 
when any of its inputs are ZERO. By definition, the NAND 
circuit produces the negation of the AND function. A second 
NAND can be used to remove this negation and thus form the 
pure AND function.
functions as they appear in the logic diagrams that follow.
The functions are drawn this way so as to be readily recog~ 
nized. Note, however, that all logic elements are NAND gates.
fig. Ik, AND FUNCTION
Figures 12, 13, and 1M- show the NOT, OR, and AND
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There are a set of rules that permit direct sub­
stitution of NAND gates for both AND and OR gates.
1. A NAND gate ( used as an inverter) must be inserted 
between any AND gate that drives another AND gate and 
between any OR gate that drives another OR gate.
2. All inputs to OR gates that are not from within the
logic network must be inverted. (If the negation is
not available as an input, a NAND gate can be used to 
perform the inversion.)
3. The last gate should be an OR gate. If not, a NAND
gatfe must be added to obtain the assertions of the
function being implemented.
3.2 The Physical Structure
The physical computer structure consists of an 
internal power supply and four racks. The four racks are 
designed to hold the logic modules. These are labelled from 
top to bottom as A, B, C, and D, respectively. Each rack 
holds 28 logic modules, numbered 1 through 28. Each module 
has 35 pins, numbered 1 through 35. Each module contains 
from 1 to 8 logic elements and these are assigned letters, A, 
B, C, etc.
Therefore, an element can be fully identified as 
shown in fig. 1 5. This is a NAND gate situated in the 15th 
module position of RACK A. B refers to the letter assigned to
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this particular element within this module. 13 ancl 17 are 
the pin inputs and 23 is the pin output.
fig. 15. NAND LOGIC NOTATION
Logic elements other than NAND Gates are also 
assigned a neumonic code as follows:
FF Basic flip-flop
FA Gated flip-flop
UF Universal flip-flop
SR Shift register
BC Binary counter
PA Inverting power amplifier
PN Non-inverting power amplifier
OD Octal/decimal decoder
MC Master clock
Diode Clusters may be used to expand the number 
of inputs to a NAND gate. These are identified as shown in 
fig. 16. If only one or two diodes are required (rather than 
a large cluster), these diodes may be wired externally. They 
are identified by giving the pin number, followed by a D.
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fig. 16. DIODE CLUSTER
Lj.#
The Reference Manual for the logic modules gives 
complete information concerning each logic circuit.
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IV. LOGIC DIAGRAMS
At this point a complete set of logic diagrams is 
given. These logic diagrams are tabulated below.
LOGIC DIAGRAMS OF COMPUTER
DELAY LINE STORE fig. 17.
ACCUMULATOR fig. 18.
GATING OF ACCUMULATOR fig. 19.
RIGHT SHIFT ACCUMULATOR fig. 20.
LEFT SHIFT ACCUMULATOR fig. 21.
H-REGISTERS fig. 22.
GATING H-REGISTERS fig. 23.
I-REGISTERS fig. 2*+.
•ENTER' BUS fig. 25.
INVERSION GATING fig. 26.
INPUTS TO ADDER/SUBTRACTOR fig. 27.
ADDER/SUBTRACTOR fig. 28.
MULTIPLICATION UNIT fig* 29.
PHASE COUNTER fig. 30.
DIVISION UNIT fig. 31.
TIMING UNIT fig. 32.
BIT COUNTER fig. 33.
CONTROL REGISTER fig. 3^.
WORD COUNTER fig. 35.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
COMPARE UNIT fig. 36
JUMP/TEST LOGIC fig. 37
INSTRUCTION COUNTER fig. 38
INSTRUCTION DECODER fig. 39
LOCATION ENCODER fig. ko
MODIFICATION fig. 4*1
INCREASE I.C. GATING fig. b2
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22
MOD.OP.—
COMPARE 23
AND
27
FLIP-
FLOP
OR
ANDENTER
DELAY L IN E  PACK
30
CLOCK T
29
28COMPARE
DELAY LINE STORE -  S
fig. 17.
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UF
CI7B
0248
UF
C I7A  
024A
A " REGISTER 
Q-REGISTER
SC»
24
30
SC
23
RC
3 5RIGHT SHIFT LINE
LEFT SHIFT LINE
UF
C 20A  
D2 IA
UF
C20B 
021B
25
24
30
23
DASHED LINES 
APPLY ONLY TO 
Q-REGISTER
3522
20
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UF 
C O B  
0228
UF
C O A
022A
UF
CI8A
023A
UF
C I8 8
023B
2525
2 6 2424
3030
2323
2222 35 35
20 20
«■
UFUF
C 2 IA
D20A
UF
C 2 IB
D20B
UF
C22A
0 I9 A
25
26 2424 26
3030
23
2235 3522
20 20
ACCUMULATOR
fig. 18.
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29 TO SC* 
A-BEO.SO.30 2 4 0
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8 A-REO.RIGHT 3H.32
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A -R E 6.
ENTER
TO RC* 
A -  REO.MOD.OP.
70 150
At H
25 33
280
28
2627
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29
Ax H
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22 25 TO RC* 
Q -  REO.23
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f i g. 19.
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fig.20.
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A x H
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fig . 21.
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23
25
(A) TO fig.23.
20 3427INPUT 
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(B)TO fig .23.
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TO SC H - REG. 2
ENTER
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24C
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H R 2-------------13.
16(C )fig . 2 2 -
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fig . 25.
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Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
50
bsfb
FF
C 7D
31 S 1 —  S -*H 14 S 1
2 9 27 19INCREASE—± - R 0 ------- S-»H INCREASE------- R 0
H-*S
H-»S
S-»A
INCREASE
A-»S
INCREASE-
INCREASE 29
F F F F
C6B C 7 B
23 31
S 1S 1 A->3 ft CL.
R 0 A-W 6 CL. INCREASE— R 0
2 3
A +  3
27 A+S
A-S
S -  ORDER 
FLIP-FLOPS
J ^ rs  INVERSION GATING
fig. 26.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
51
MOD. Oft
MOD. OP.A -  8
22
27
A - H 2 9
180ADO Y« 8 orHorN 
or I
I5DSUBT
3 0 32
I - N
20MOD. 6P
3 334
3 2 3 4
38
MOD. OP.
2719
2 4
MOD.OR
INPUTS TO ADDER/SUBTRACTOR
fig . 27.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
52
3 / D .....
FA
C 23A
A + S
I + N-41— 26
I-TFJT-E
MOO.OI*.—
CARRY
rLIP-FLOP
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
53
26
23
30
22
20
34
28
33
8/0
28
ADDER/SUBTRACTOR
f ig .28.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
51*-
A x H
NEW
160
29 FF
C 7 C3027
23 PRE3HIFT28
26
A x H 
NEW
20C
PRESHIFT20.2522
2 3
SHIFT MEMORY 
FLIP-FLO P2 4
26
2 7
ADD
2 6
FROM DIV. UNIT
SKIP SodAx H
3012 5
;5KiF
iM
29A x H
27
22 8D SUBT.NEW 24
3230
22iDIV. UNIT
3 2D
FA
C 23B
35
33
34
34
22
MULTIPLICATION UNITRIOHT SHIFT 
Q -  RE8I8TER KEEP
FLIP-FLO P
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
55
30
23
26 2326
MOO. OP.
Sew— 22231
BC 
C 9  D
BC
C9B
BC
C 9C
BC
C9A
20
3 422
3 3 8 0320 130
20A X H
NEW
32
At H
NEW
PHASE COUNTER
fig.30.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
29 TO LOGIC YIELDING 
'SUBT.' ( f lg .2 9 )33 35
26
HRI 25 33 TO LOGIC YIELDING 
'A D D 1, ( f i g . 29 )
33
28
FF
B7A20,221HR2
283429 35i
25
29
28H R 2 — ^
A-i-H
20 33
28C
28
22]
D IVIS IO N  
FLIP -  FLOP23
32 25
HRS
3325 27
22
H R4 —
29
27
24
HR4
27
DIVISION UNIT
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
57
-T7
28
23
2424
34
360 H
10
26
27
14
30
320
26
20
M
360
.T,
32
320
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
58
TIMING UNIT
fig.32.
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V. CONCLUSIONS AND RECOMMENDATIONS
A complete digital control computer has been 
designed; a large part of which has now been constructed, 
and tested. It is felt that the computer achieves its 
goal of flexibility. The list of available orders can be 
extended to include other orders if required. With the 
present number of H-registers, and one delay line, suit­
able working and data storage is achieved. The number of 
H-registers and delay lines can easily be increased if 
necessary.
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APPENDIX
Note: Unless
1. H-*A
2. k->R
3. A->H & CL. 
if. A hkH-^A
5. A — H->A
6. A x H 4 A
7. A*II-»A
8. (spare)
9. S-»H
COMPUTER INSTRUCTION LIST
specified, an operand source remains unaltered.
Transfer the contents of specified H-register 
(HI, H2, H3, H*f) to A-register.
Transfer contents of A-register into specified 
H-register.
. Transfer contents of A-register to specified 
H-register and clear A-register to zero.
Add number in the specified H-register to 
number in the A-register. Put sum in A-register. 
Subtract number in the specified H-register 
to number in the A-register. Put difference in 
A-register.
Multiply the number in the A-register by the 
number in the specified H-register and place 
the product into the A-register.
Divide the number in the A-register by the 
number in the specified H-register and place 
the quotient into the A-register.
Transfer contents of given location (LO through 
L60) in store S to specified H-register.
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7*+
10. H-^S Transfer contents of specified H-register to
given location in store S.
11. S->A Transfer contents of given location in store S
to specified H-register.
12. A-^S Transfer contents of A-register to given
location in store S.
13. A->S & CL.A Transfer contents of A-register to given
location in store S and clear A-register to 
zero.
14-. A + S->A Add number in given location of store S to
number in A-register and place sum in A-register.
15. A-S->A Subtract number in given location of store S
from number in A-register and place the diff­
erence in A-register.
16. (spare)
17. Right Shift contents of A-register one bit to the 
Shift A
right. Repeat the sign bit.
18. Left Shift contents of A-register one bit to the 
Shift A
left. Repeat the sign bit.
19. Jump (A <0) If the number in A-reglster is less than zero,
Jump to the given program step (given by LO 
through L60). If not, go to the next consecu­
tive program step.
20. Jump (A = 0) If the number in the A-register is equal to
zero, jump to the given program step. If not, 
go to the next consecutive program step.
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21.
22.
23
2b.
25.
26
27
28
29.
N-»I
I 4 N-?I
, I - N->I
(spare)
. Test 
Modifier
(spare)
Input
Output
Uncondi­
tional
Jump
75
Transfer the binary equivalent of an integer,
N (given by LO through L60), into specified 
I-register (II or 12).
Add the integer, N, to number in specified 
I-register and place the sum into the same 
register.
Subtract the integer, N, from the number in 
the specified I-register and place the diff­
erence into the same register. Also, if the 
result of (I - N) is zero, set the TEST FLIP- 
FLOP to ONE. (Note; this is for location 
modification.)
If TEST FLIP-FLOP is ZERO, jump to the given 
program step (given by LO through L60). If 
TEST FLIP-FLOP is ONE, go to the next consecu­
tive program step.
Transfer data from D-register (digitizer 
register on the shaft position encoder) to 
A-register.
Set OUTPUT FLIP-FLOP (1 or 2) to ONE. (Note; 
these flip-flops can be used to gate control 
signals in any external on-line system.)
Jump to the given program step (given by LO 
through L60).
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30. (spare)
31. Halt Stop the execution of the program at the Halt
program step.
3 2. (spare)
COMPUTER BUTTONS
CLEAR ACCUMU­
LATOR
STOP and 
INITIALIZE
ZERO COUNTER 
START
ACCUMULATOR 
INPUTS (12 
buttons
Ankll Aq)
Set A-register to zero
Reset START-STOP logic. This button must 
preceed START button at all times.
Set Instruction counter to zero.
Increase Instruction Counter by 1 and allow 
counter to continue counting until a Halt 
order is reached.
Input data to A-register from a keyboard. Each 
button sets corresponding stage of A-register 
to ONE.
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